

*Appl No. 10/084,543***PATENT**
IBM Docket No. FR920010006US1**Amendments to the Claims:**

1. (Currently Amended) A method of performing a Cyclic Redundancy Check (CRC) calculation, said CRC calculation done with N-bit at a time [500] over a binary string of data bits [520], said CRC calculation based on a generator polynomial $G(X)$ [130] of degree d [131], said CRC calculation having intermediate and final results fitting a d -bit wide Field Check Sequence (FCS) [120], said generator polynomial allowing to form a multiplicative cyclic group comprised of d -bit wide binary vectors [400], said method comprising the steps of:

picking [1100] a new N-bit chunk of data bits from said binary string of data bits;
dividing [1110], modulo said generator polynomial $G(X)$, said new N-bit chunk of data bits thus, getting a d -bit wide division result [535];
~~displacing [1120], in said multiplicative cyclic group, a current value of said d -bit wide FCS, considered as one of said d -bit wide binary vectors, of a value corresponding to said N-bit at a time;~~
generating a value for FCS displaced within said cyclic group of d -bit wide binary vectors;
adding [1130], modulo two, said d -bit wide division result and said displaced d -bit wide FCS so generated;
updating [1140] said d -bit wide FCS;
checking if more data bits of said binary string of data bits are left for calculation:
if yes [1151], resuming calculation loop at picking repeating all recited steps;
if not [1152], exitting calculation loop the method after checking step;
thereby, getting a final result of said CRC calculation in said d -bit wide FCS.

2. (Original) The method according to claim 1 wherein said final result is utilized to generate said d -bit wide FCS [510] for said binary string of data bits.

Appl No. 10/084,543

PATENT
IBM Docket No. FR920010006US1

3. (Original) The method according to claims 1 or 2 wherein said final result is a checking result of said binary string of data bits [520] including said d-bit wide FCS [510].
4. (Currently Amended) The method according to claim 1 wherein said dividing step is ~~replaced omitted~~, if value of said N-bit is equal to said degree d, by the step of: ~~handling directly [630] said new N-bit chunk of data bits as if it is said d-bit wide division result [535]~~.
5. (Currently Amended) The method according to claim 4 wherein ~~said handling step includes~~; if value of said N-bit is lower than said degree d, the further step of: padding said new N-bit chunk of data with enough leading zeros to match said d-bit wide FCS [540].
6. (Currently Amended) The method according to claim 1 wherein said CRC calculation is done from a most significant bit (MSB) [530] of said binary string of data bits and wherein said ~~displacing generating~~ step includes a forward multiplication [560] of said d-bit wide FCS.
7. (Currently Amended) The method according to claim 1 wherein said CRC calculation is done from a least significant bit (LSB) [710] of said binary string of data bits and wherein said ~~displacing generating~~ step includes a backward multiplication [760] of said d-bit wide FCS.
8. (Original) The method according to claim 1 wherein said binary string of data bits is a frame or message moved over a communications network.
9. (Original) The method according to claim 1 wherein said binary string of data bits is derived or stored as a file in a computing system.

Appl No. 10/084,543

PATENT
IBM Docket No. FR920010006US1

10. (Cancelled)

11. (Cancelled)

12. (Currently Amended) A system, in particular a processor [1400], executing instructions for carrying out CRC calculations according to the method of ~~any one of the~~ claims 1 to-9 or 2.

13. (Currently Amended) A system, in particular a state machine [1000] aimed at performing CRC calculations N-bit at a time, comprising means adapted for carrying out the method according to ~~any one of the~~ claims 1 to-9 or 2.

14. (Cancelled)

15. (Currently Amended) A computer-like readable medium comprising instructions for carrying out the methods according to ~~any one of the~~ claims 1 to-11 or 2.

16. (Currently Amended) A method for calculating Cyclic Redundancy Check (CRC) including the acts of:

- (a) selecting N-bits, N greater than [[1]] 0, of data from a binary string of data bits;
- (b) displaying (1120) in a multiplicative cyclic group of values corresponding to N a current value of d-bit wide FCS, considered as one of the d-bit wide binary vectors generating a value for FCS displaced within said cyclic group of d-bit wide binary vectors;
- (c) adding (1130) modulo two, the N-bits and said value so generated displaced d-bit wide FCS; and
- (d) updating said d-bit wide FCS.

AppI No. 10/084,543**PATENT**
IBM Docket No. FR920010006US1

17. (Original) The method of claim 16 further including the acts of:

- (e) checking if more bits of said binary string are left for calculation;
- (f) if yes, repeating acts (a) through (e);
- (g) if not, existing with result in act (d) being the calculated CRC.

18. (Original) The method of claims 16 or 17 further including the step of prior to performing step (b) dividing the N-bits, modulo generator polynomial $G(x)$, to obtain a d-bit wide division result.

19. (New) The method of claim 1 wherein generating the value includes multiplying current FCS value by a displacement corresponding to the N-bit chuck of data bits.

20. (New) A program product including:

 a media in which computer program is recorded, said computer program including first instruction module for selecting N-bits, N greater than 0, of data from a binary string of data bits;

 second instruction module generating a value for FCS displaced within said cyclic group of d-bit wide binary vectors;

 third instruction module for adding module two, the N-bits and said value so generated; and

 fourth instruction module, using results from third instruction module, to update said d-bit wide FCS.